Also if the derates are further increased then the hold which was earlier met with ample margins will now start violating , implying that either the clock skew be adjusted or the data path introduces ...

but we don’t want to apply any traditional method on the data path.[4] The only viable option is to explore clock skew to address the setup violation in Register 2. Intentionally adding delay buffers ...