The AXI4-Stream Accelerator Adapter is a soft Xilinx® LogiCORE™ Intellectual Property (IP) core used as a infrastructure block for connecting hardware accelerators to embedded CPUs. It provides the ...
The AXI4-SGDMA IP core implements a Host-to-Peripheral (H2P), or ... Two descriptor for-mats are allowed, one is 32 bytes wide and supports 64-bit address offsets and up to 2GBytes data block ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback